[Next] [Previous] [Up] [Top] [Contents] [Back]

Chapter 4 Theory of Operation

4.5 Reset Circuitry

At power on the 555 timer (U55) holds "lreset" active for 100 ms. During this time, SYSFAIL* is asserted on the VMEbus.

When JB3 is installed, a SYSRES* from the VMEbus also makes "lreset" active.

CC94 - Isolated Output Board - 30 SEP 1996
Copyright © 1996 Compcontrol, Inc.

[Next] [Previous] [Up] [Top] [Contents] [Back]