[Next]
[Previous] [Up] [Top] [Contents] [Back]Chapter 4 Theory of Operation
Address lines A15 to A3 and address modifier lines AM5 to AM0 are compared (by U47 and U48) with the setting of the switches S1 to S3, and the jumperblocks JB1 and JB2. When a match is found and the address strobe is active the board select signal (/bs) is generated. The "read register" and "write register" signals are distributed to one of the four channels by U49, depending on the values of A1 and A2. The board responds on odd and even byte addresses but only on odd addresses relevant data is transferred.
[Next]
[Previous] [Up] [Top] [Contents] [Back]