[Next]
[Previous] [Up] [Top] [Contents] [Back]Chapter 4 Theory of Operation
Dtack is generated whenever the board is selected. The Dtack timer is started by deasserting the "clrdt" signal to the shift register U51. The clock input of this register is connected to the 16 Mc clock and will shift a '1' into the register. After four clock periods output U51-pin6 will go high and DTACK* is asserted on the bus.
[Next]
[Previous] [Up] [Top] [Contents] [Back]